



17w

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Chakravarthi et al.

Art Unit: 2822

Serial No.: 10/725,977

Examiner: Thomas, T.

Filing Date: 12/01/2003

Docket No.: TI-36386

Customer No.: 23494

Conf. No.: 4932

Title: FORMING A RETROGRADE WELL IN A TRANSISTOR TO ENHANCE
PERFORMANCE OF THE TRANSISTOR

ELECTION


Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

<p>MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(A) I hereby certify that the above correspondence is being deposited with the U.S. Postal Service as first Class Mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.</p> <p><u>1-13-05</u> Date <i>Marianna Smith</i> Marianna Smith</p>

Dear Sir:

With respect to the Restriction Requirement mailed on 12/22/2004, the Examiner has restricted the instant application to the invention of Group I (Claims 1-12), or Group II (Claims 13-27). In light of this, Applicants elect to pursue Group I, (Claims 1-12) without traverse.

Respectfully submitted,


Jacqueline J. Garner
Attorney for Applicant
Reg. No. 36,144

Texas Instruments Incorporated
P.O. Box 655474, M/S 3999
Dallas, TX 75265
(214) 532-9348 or
(972) 917-5643
Fax: (972) 917-4418